Sheet 1 of 1

Serial No. 08/839,873

Applicant: Mark R. Thomann et al.

Filing Date: April 17, 1997

Atty. Docket No.: 303.012US2

Group: Unknown 2786

## U.S. PATENT DOCUMENTS

**STATEMENT** 

s if necessary)

*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
					28.1	
3-A-C	_ 5,241,546	08/31/1993	Peterson, B.R., et al.	371	38:1	02/01/91
	_ 5,553,067	09/03/1996	Walker, C.P., et al.	370	eo 340	10/07/94
	_ 5,602,828	02/11/1997	Engdahl, T.L., et al.	37871	22820-1	05/26/95
	_ 5,602,857	02/11/1997	Zook, C.P., et al.	371	40.14	10/18/94

## FOREIGN PATENT DOCUMENTS

**Examiner	· · · · · · · · · · · · · · · · · · ·				Translation
Initial	Document Number	Date	Country	Class Subclass	Yes No
5.40	. 0226353	06/24/1987	European	\	
S-AC"	. 3841370	06/22/1989	Germany ·		
SAC	. A55120252	09/16/1980	Japan		
S-A-C	. A57076621	05/13/1982	Japan		
5-A-C	. A58206254	01/12/1983	Japan		
5-A-U	. WO90/10265	09/07/1990	PCT		
				<b>\</b> .	

## OTHER DOCUMENTS

\*\*Examiner Initial

Form 144

(Including Author, Title, Date, Pertinent Pages, Etc.)

S-A-C	"High Speed Parallel cyclic Redundancy Check Generator", <u>IBM Technical</u> <u>Disclosure Bulletin</u> , Vol. 33, No. 5, pp. 51-56, (October 1990)				
	"Parallel Checksum Calculation Accelerator", <u>IBM Technical Disclosure</u> <u>Bulletin</u> , Vol. 36, No. 12, pp. 647-648, (December 1993)				
Si-A-C	Johnson, B.W., "Design and Analysis of Fault-Tolerant Digital Systems",  Addison-Wesley Series in Electrical and Computer Engineering, pp. 102-113,  (1957)				

Examiner Shully Mage
\*Substitute Disclosure/Statement Form (PTO-1449)

Date Considered

3-25-99

\*\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.